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This paper summarizes the SoftMC DRAM characterization
infrastructure, which was published in HPCA 2017 [44], and
examines the work’s signicance and future potential. DRAM
is the primary technology used for main memory in modern
systems. Unfortunately, as DRAM scales down to smaller tech-
nology nodes, it faces key challenges in both data integrity
and latency, which strongly aect overall system reliability
and performance. To develop reliable and high-performance
DRAM-based main memory in future systems, it is critical to
characterize, understand, and analyze various aspects (e.g., re-
liability, latency) of modern DRAM chips. To enable this, there
is a strong need for a publicly-available DRAM testing infras-
tructure that can exibly and eciently test DRAM chips in a
manner accessible to both software and hardware developers.
This work develops the rst such infrastructure, SoftMC (Soft
Memory Controller), an FPGA-based testing platform that can
control and test memory modules designed for the commonly-
used DDR (Double Data Rate) interface. SoftMC has two key
properties: (i) it provides exibility to thoroughly control mem-
ory behavior or to implement a wide range of mechanisms using
DDR commands; and (ii) it is easy to use as it provides a sim-
ple and intuitive high-level programming interface for users,
completely hiding the low-level details of the FPGA.
We demonstrate the capability, exibility, and programming
ease of SoftMC with two example use cases. First, we imple-
ment a test that characterizes the retention time of DRAM cells.
Experimental results we obtain using SoftMC are consistent
with the ndings of prior studies on retention time in modern
DRAM, which serves as a validation of our infrastructure. Sec-
ond, we validate two recently-proposed mechanisms, which rely
on accessing recently-refreshed or recently-accessed DRAM cells
faster than other DRAM cells. Using our infrastructure, we show
that the expected latency reduction eect of these mechanisms is
not observable in existing DRAM chips,which demonstrates the
usefulness of SoftMC in testing new ideas on existing memory
modules.
Various versions of the SoftMC platform have enabled many
of our other DRAM characterization studies [26, 29, 60, 61, 62, 68,
80, 84, 88, 117]. We discuss several other use cases of SoftMC, in-
cluding the ability to characterize emerging non-volatile mem-
ory modules that obey the DDR standard. We hope that our
open-source release of SoftMC lls a gap in the space of publicly-
available experimental memory testing infrastructures and in-
spires new studies, ideas, and methodologies in memory system
design.
1. Understanding DRAM Characteristics
DRAM (Dynamic Random Access Memory) is the predom-
inant technology used to build main memory systems of
modern computers. The continued scaling of DRAM process
technology has enabled tremendous growth in DRAM density
in the last few decades, leading to higher capacity main mem-
ories. Unfortunately, as the process technology node scales
down to the sub-20 nm feature size range, DRAM technology
faces key challenges that critically impact its reliability and
performance [102, 103, 106].
The fundamental challenge with scaling DRAM cells into
smaller technology nodes arises from the way DRAM stores
data in cells. A DRAM cell consists of a transistor and a
capacitor. Data is stored as charge in the capacitor. A DRAM
cell cannot retain its data permanently as this capacitor leaks
its charge gradually over time. To maintain correct data in
DRAM, each cell is periodically refreshed to replenish the
charge in the capacitor [87]. At smaller technology nodes, it
is becoming increasingly dicult to store and retain enough
charge in a cell, causing various reliability and performance
issues [27,63,87,88]. Ensuring reliable operation of the DRAM
cells is a key challenge in future technology nodes [55, 60, 66,
87, 88, 93, 99, 102, 103, 112].
The fundamental problem of retaining data with less charge
in smaller cells directly impacts the reliability and perfor-
mance of DRAM cells. First, smaller cells placed in close prox-
imity make cells more susceptible to various types of interfer-
ence. This potentially disrupts DRAM operation by ipping
bits in DRAM, resulting in major reliability issues [68, 95, 108,
121, 126, 135, 136], which can lead to system failure [95, 126]
or security breaches [10, 41, 68, 120, 127, 128, 144, 148]. Second,
it takes longer time to access a cell with less charge [43, 80],
and write latency increases as the access transistor size re-
duces [55]. Thus, smaller cells directly impact DRAM latency,
as DRAM access latency is determined by the worst-case (i.e.,
slowest) cell in any acceptable chip [24, 29, 80]. DRAM access
latency has not signicantly improved with technology scal-
ing in the past two decades [7, 25, 26, 54, 81, 82, 102], and, in
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fact, some latencies are expected to increase [55], making
memory latency an increasingly critical system performance
bottleneck.
As such, there is a signicant need for new mechanisms
that improve the reliability and performance of DRAM-based
main memory systems. In order to design, evaluate, and val-
idate many such mechanisms, it is important to accurately
characterize, analyze, and understand DRAM (cell) behav-
ior in terms of reliability and latency. For such an under-
standing to be accurate, it is critical that the characteriza-
tion and analysis be based on the experimental studies of
real DRAM chips, since a large number of factors (e.g., vari-
ous types of cell-to-cell interference [68, 108, 121], inter- and
intra-die process variation [24, 26, 29, 65, 80, 84, 109, 112], ran-
dom eects [45, 60, 88, 117, 123, 137, 149], operating condi-
tions [29, 65, 80, 86, 88, 112], internal organization [46, 61, 88],
stored data patterns [61,62,88]) concurrently impact the relia-
bility and latency of cells. Many of these phenomena and their
interactions cannot be properly modeled (e.g., in simulation
or using analytical methods) without rigorous experimental
characterization and analysis of real DRAM chips. The need
for such experimental characterization and analysis, with
the goal of building the understanding necessary to improve
the reliability and performance of future DRAM-based main
memories at various levels (both software and hardware),
motivates the need for a publicly-available DRAM testing
infrastructure that can enable system users and designers to
characterize real DRAM chips.
2. Experimental DRAM Characterization
Two key features are desirable from an experimental mem-
ory testing infrastructure. First, the infrastructure should be
exible enough to test any DRAM operation (supported by the
commonly-used DRAM interfaces, e.g., the standard Double
Data Rate, or DDR, interface) to characterize cell behavior or
evaluate the impact of a mechanism (e.g., adopting dierent
refresh rates for dierent cells [60, 62, 63, 87, 112, 117, 145]) on
real DRAM chips. Second, the infrastructure should be easy
to use, such that it is possible for both software and hardware
developers to implement new tests or mechanisms without
spending signicant time and eort. For example, a testing
infrastructure that requires circuit-level implementation, de-
tailed knowledge of the physical implementation of DRAM
data transfer protocols over the memory channel, or low-
level FPGA-programming to modify the infrastructure would
severely limit the usability of such a platform to a limited
number of experts.
Our HPCA 2017 paper [44] designs, prototypes, and demon-
strates the basic capabilities of such a exible and easy-
to-use experimental DRAM testing infrastructure, called
SoftMC (Soft Memory Controller). SoftMC is an open-source
FPGA-based DRAM testing infrastructure, consisting of a pro-
grammable memory controller that can control and test mem-
ory modules designed for the commonly-used DDR (Double
Data Rate) interface. To this end, SoftMC implements all low-
level DRAM operations (i.e., DDR commands) available in a
typical memory controller (e.g., opening a row in a bank, read-
ing a specic column address, performing a refresh operation,
enforcing various timing constraints between commands).
Using these low-level operations, SoftMC can test and char-
acterize any (existing or new) DRAM mechanism that uses
the existing DDR interface. SoftMC provides a simple and
intuitive high-level programming interface that completely
hides the low-level details of the FPGA from users. Users
implement their test routines or mechanisms in a high-level
language that automatically gets translated into the low-level
SoftMC memory controller operations in the FPGA.
3. Overview of SoftMC
A publicly-available DRAM testing infrastructure should
have two key features to ensure widespread adoption among
architects and designers: (i) exibility and (ii) ease of use.
Flexibility. A DRAM chip is typically accessed by issuing
a set of DRAM commands in a particular sequence with a
strict delay between the commands (specied by the timing
parameters in the datasheet of the DRAM chip/module). A
DRAM testing infrastructure should implement all low-level
DRAM operations with tunable timing parameters without
any restriction on the ordering of DRAM commands. Such a
design enables exibility at two levels. First, it enables com-
prehensive testing of any DRAM operation with the ability
to customize the length of each timing constraint. For exam-
ple, we can implement a retention test with dierent refresh
intervals to characterize the distribution of retention time in
modern DRAM chips (as done in [60, 87, 112]). Such a charac-
terization can enable new mechanisms to reduce the number
of refresh operations in DRAM, leading to performance and
power eciency improvements. Second, it enables testing
of DRAM chips with high-level test programs, which can
consist of any combination of DRAM operations and timings.
Such exibility is extremely powerful to test the impact of
existing or new DRAM mechanisms in real DRAM chips.
Ease of Use. A DRAM testing infrastructure should pro-
vide a simple and intuitive programming interface that mini-
mizes programming eort and time. An interface that hides
the details of the underlying implementation is accessible to
a wide range of users. With such a high-level abstraction,
even users that lack hardware design experience should be
able to develop DRAM tests.
Figure 1 shows our temperature-controller setup for testing
DRAM modules. The components of SoftMC operate on the
host machine and the FPGA. On the host machine, the SoftMC
API provides a high-level software interface (in C++) for de-
veloping a test program that generates DRAM commands
and sends them to the FPGA. On the FPGA, SoftMC hardware
is responsible for handling the commands sent by the host
machine. The SoftMC hardware issues the DRAM commands
in order and with the timing parameters as dened in the
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test program developed using the SoftMC API. SoftMC also
implements a PCIe driver for high-speed communication be-
tween the host machine and the FPGA. The user only needs
to focus on dening a routine for testing the DRAM.
Figure 1: Our SoftMC infrastructure. Reproduced from [44].
A detailed description of the interface, design, and op-
eration of SoftMC can be found in our HPCA 2017 pa-
per [44]. The source code for SoftMC can be freely down-
loaded from [125].
4. Example Use Cases
Using our SoftMC prototype, we perform two case studies
on randomly-selected real DRAM chips from three major
manufacturers. First, we discuss how a simple retention test
can be implemented using SoftMC, and present the experi-
mental results of that test (Section 4.1). Second, we demon-
strate how SoftMC can be leveraged to test the expected eect
of two recently-proposed mechanisms [43, 134] that aim to
reduce DRAM access latency (Section 4.2). Both use cases
demonstrate the exibility and ease of use of SoftMC.
4.1. Retention Time Distribution Study
This test aims to characterize data retention time in dif-
ferent DRAM modules. The retention time of a cell can be
determined by testing the cell with dierent refresh intervals.
The cell fails at a refresh interval that is greater than its re-
tention time. In this test, we gradually increase the refresh
interval from the default 64 ms and count the number of bytes
that have an incorrect value at each refresh interval.
4.1.1. Evaluating Retention Time with SoftMC. We per-
form a simple test to measure the retention time of the cells
in a DRAM chip. Our test consists of three steps: (i) We write
a reference data pattern (e.g. all zeros, or all ones) to an entire
row. (ii) We wait for the specied refresh interval, so that the
row is idle for that time and all cells gradually leak charge.
(iii) We read data back from the same row and compare it
against the reference pattern that we wrote in the rst step.
Any mismatch indicates that the cell could not hold its data
for that duration, resulting in a bit ip. We count the number
of bytes that have bit ips for each test.
We repeat this procedure for all rows in the DRAM module.
The read and write operations in the test are issued with
the standard timing parameters, to make sure that the only
timing change that aects the reliability of the cells is the
change in the refresh interval.
Writing Data to DRAM. In Program 1, we present the
implementation of the rst part of our retention time test,
where we write data to a row, using the SoftMC API. First, to
activate the row, we insert the instruction generated by the
genACT() function to an instance of the InstructionSequence
(Lines 1-2). This function is followed by a genWAIT() function
(Line 3) that ensures that the activation completes with the
standard timing parameter tRCD. Second, we issue write in-
structions to write the data pattern in each column of the row.
This is implemented in a loop, where, in each iteration, we
call genWR() (Line 5), followed by a call to genWAIT() func-
tion (Line 6) that ensures proper delay between two WRITE
operations. After writing to all columns of the row, we insert
another delay (Line 8) to account for the write recovery time
tWR. Third, once we have written to all columns, we close the
row by precharging it. This is done by the genPRE() function
(Line 9), followed by a genWAIT() function with standard tRP
timing.1 Finally, we call the genEND() function to indicate the
end of the instruction sequence, and send the test program
to the FPGA by calling the execute() function.
1 InstructionSequence iseq;
2 iseq.insert(genACT(bank, row));
3 iseq.insert(genWAIT(tRCD));
4 for(int col = 0; col < COLUMNS; col++){
5 iseq.insert(genWR(bank, col, data));
6 iseq.insert(genWAIT(tBL));
7 }
8 iseq.insert(genWAIT(tCL + tWR));
9 iseq.insert(genPRE(bank));
10 iseq.insert(genWAIT(tRP));
11 iseq.insert(genEND());
12 iseq.execute(fpga));
Program 1: Writing data to a row using the SoftMC API. Re-
produced from [44].
Employing a Specic Refresh Interval. Using SoftMC,
we can implement the target refresh interval in two ways. We
can use the auto-refresh support provided by the SoftMC hard-
ware, by setting the tREFI parameter to our target value,
and letting the FPGA take care of the refresh operations. Al-
ternatively, we can disable auto-refresh, and manually control
the refresh operations from the software. In this case, the
user is responsible for issuing refresh operations at the right
time. In this retention test, we disable auto-refresh and use a
software clock to determine when we should read back data
from the row (i.e., refresh the row).
Reading Data from DRAM. Reading data back from the
DRAM requires steps similar to DRAM writes (presented in
1For details on DRAM timing parameters and internal DRAM operation,
we refer the reader to our prior works [26, 27, 28, 29, 43, 44, 65, 68, 69, 70, 71, 72,
80, 81, 83, 84, 85, 87, 88, 112, 130, 131].
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Program 1). The only dierence is that, instead of issuing a
WRITE command, we need to issue a READ command and
enforce read-related timing parameters. In the SoftMC API,
this is done by calling the genRD() function in place of the
genWR() function, and specifying the appropriate read-related
timing parameters. After the read operation is done, the FPGA
sends back the data read from the DRAM module, and the user
can access that data using the fpga_recv() function provided
by the driver.
Note that the complete code to implement our full retention
test (i.e., writing a data pattern to a DRAM module, waiting
for the target retention time, reading the data back from the
DRAM module, and checking the data for errors) in SoftMC
takes only approximately 200 lines of C code, in the form
shown in Program 1. Based on the intuitive code implementa-
tion of the retention test, we conclude that it requires minimal
eort to write test programs using the SoftMC API. Our full
test is provided in our open-source release of SoftMC [125].
4.1.2. Results. We perform the retention time test at room
temperature, using 24 DRAM chips from three major manu-
facturers. We vary the refresh interval from 64 ms to 8192 ms,
exponentially. Figure 2 shows the results for the test, where
the x-axis shows the refresh interval in milliseconds, and the
y-axis shows the number of erroneous bytes found in each
interval. We make two major observations.
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Figure 2: Number of erroneous bytes observed in retention
time tests. Reproduced from [44].
(i) We do not observe any retention failures until we test
with a refresh interval of 1 s. This shows that there is a large
safety margin for the refresh interval in modern DRAM chips,
which is conservatively set to 64 ms by the DDR standard.2
(ii) We observe that the number of failures increases expo-
nentially with the increase in refresh interval.
Other experimental studies on retention time of DRAM
cells have reported similar observations as ours [42, 47, 60, 67,
80,80,88,112]. We conclude that SoftMC can easily reproduce
experimental DRAM results, validating the correctness of our
testing infrastructure and showing its exibility and ease of
use.
2DRAM manufacturers perform retention tests that are similar to ours
(but with proprietary in-house infrastructures that are not disclosed). Their
results are similar to ours [26, 42, 60, 67, 80, 88, 112], showing signicant
margin for the refresh interval. This margin is added to ensure reliable
DRAM operation for the worst-case operating conditions (i.e., worst case
temperature and voltage levels) and for worst-case cells, as has been shown
by prior works [26, 42, 60, 67, 80, 88, 112].
4.2. Evaluating the Expected Eect of Two
Recently-Proposed Mechanisms in Existing
DRAM Chips
Two recently-proposed mechanisms, ChargeCache [43]
and NUAT [134], provide low-latency access to highly-
charged DRAM cells. They both are based on the key idea
that a highly-charged cell can be accessed faster than a cell
with less charge [80]. ChargeCache observes that cells belong-
ing to recently-accessed DRAM rows are in a highly-charged
state and that such rows are likely to be accessed again in the
near future. ChargeCache exploits the highly-charged state
of these recently-accessed rows to lower the latency for later
accesses to them. NUAT observes that recently-refreshed cells
are in highly-charged state, and thus it lowers the latency
for accesses to recently-refreshed rows. Prior to activating a
DRAM row, both ChargeCache and NUAT determine whether
the target row is in a highly-charged state. If so, the memory
controller uses reduced tRCD and tRAS timing parameters
to perform a low latency access.
In this section, we evaluate whether or not the expected
latency reduction eect of these two works is observable in
existing DRAM modules, using SoftMC. We rst describe our
methodology for evaluating the improvement in the tRCD
and tRAS timing parameters. We then show the results we
obtain using SoftMC, and discuss our observations.
4.2.1. EvaluatingDRAMLatencywith SoftMC. In our ex-
periments, we use 24 DDR3 chips (i.e., three SO-DIMMs [53])
from three major manufacturers. To stress DRAM reliability
and maximize the amount of cell charge leakage, we raise
the test temperature to 80◦C (signicantly higher than the
common-case operating range of 35-55◦C [80]) by enclosing
our FPGA infrastructure in a temperature-controlled heat
chamber (see Figure 1). For all experiments, the temperature
within the heat chamber was maintained within 0.5◦C of the
target 80◦C temperature.
To study the impact of charge variation in cells on access
latency, which is dominated by the tRCD and tRAS timing
parameters [26, 69, 80, 81], we perform experiments on ex-
isting DRAM chips to test the headroom for reducing these
parameters. In our experiments, we vary one of the two
timing parameters, and test whether the original data can
be read back correctly with the reduced timing. If the data
that is read out contains errors, this indicates that the tim-
ing parameter cannot be reduced to the tested value without
inducing errors in the data. We perform the tests using a
variety of data patterns (e.g., 0x00, 0xFF, 0xAA, 0x55) because
1) dierent DRAM cells store information (i.e., 0 or 1) in dif-
ferent states (i.e., charged or empty) [88] and 2) we would
like to stress DRAM reliability by increasing the interference
between adjacent bitlines [60, 61, 62, 63, 88, 112]. We also per-
form tests using dierent refresh intervals, to study whether
the variation in charge leakage increases signicantly if the
time between refreshes increases.
4
tRCD Test. We measure how highly-charged cells aect
the tRCD timing parameter (i.e., how long the controller
needs to wait after a row activation command is sent to safely
perform read and write operations on the row), by using a
custom tRCD value to read data from a row to which we
previously wrote a reference data pattern. We adjust the time
between writing a reference data pattern and performing the
read, to vary the amount of charge stored within the cells of
a row. In Figure 3a, we show the command sequence that
we use to test whether recently-refreshed DRAM cells can be
accessed with a lower tRCD, compared to cells that are close
to the end of the refresh interval. We perform the write and
read operations to each DRAM row one column at a time, to
ensure that each read incurs the tRCD latency. First ( 1 in
Figure 3a), we perform a reference write to the DRAM column
under test by issuing ACTIVATE, WRITE, and PRECHARGE
successively with the default DRAM timing parameters. Next
( 2 ), we wait for the duration of a time interval (T1), which is
the refresh interval in practice, to vary the charge contained
in the cells. When we wait longer, we expect the target cells
to have less charge at the end of the interval. We cover a
wide range of wait intervals, evaluating values between 1 and
512 ms. Finally ( 3 ), we read the data from the column that
we previously wrote to and compare it with the reference
pattern. We perform the read with the custom tRCD value
for that specic test. We evaluate tRCD values ranging from
3 to 6 (default) cycles. Since a tRCD of 3 cycles produced
errors in every run, we did not perform any experiments with
a lower tRCD.
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pattern to a column
Read (with custom tRCD) the 
column data and verify
Wait (T1)
1
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Figure 3: Timelines that illustrate the methodology for test-
ing the improvement of (a) tRCD and (b) tRAS on highly-
charged DRAM cells. Reproduced from [44].
We process multiple rows in an interleaved manner (i.e.,
we write to multiple rows, wait, and then verify their data
one after another) in order to further stress the reliability of
DRAM [80]. We repeat this process for all DRAM rows to
evaluate the entire memory module.
tRAS Test. We measure the eect of accessing highly-
charged rows on the tRAS timing parameter (i.e., the time
that the controller needs to wait after a row activation com-
mand is sent to safely start precharging the row) by issuing
the ACTIVATE and PRECHARGE commands, with a custom
tRAS value, to a row. We check if that row still contains the
same data that it held before the ACTIVATE-PRECHARGE
command pair was issued. Figure 3b illustrates the methodol-
ogy for testing the eect of the refresh interval on tRAS. First
( 1 ), we write the reference data pattern to the selected DRAM
row with the default timing parameters. Dierent from the
tRCD test, we write to every column in the open row (before
switching to another row) to save cycles by eliminating a sig-
nicant amount of ACTIVATE and PRECHARGE commands,
thereby reducing the testing time. Next ( 2 ), we wait for the
duration of time interval T2, during which the DRAM cells
lose a certain amount of charge. To refresh the cells ( 3 ),
we issue an ACTIVATE-PRECHARGE command pair asso-
ciated with a custom tRAS value. When the ACTIVATE-
PRECHARGE pair is issued, the charge in the cells of the
target DRAM row may not be fully restored if the wait time is
too long or the tRAS value is too short, potentially leading to
loss of data. Next ( 4 ), we wait again for a period of time T3
to allow the cells to leak a portion of their charge. Finally ( 5 ),
we read the row using the default timing parameters and test
whether it still retains the correct data. Similar to the tRCD
test, to stress the reliability of DRAM, we simultaneously
perform the tRAS test on multiple DRAM rows.
We would expect, from this experiment, that the data is
likely to maintain its integrity when evaluating reducedtRAS
with shorter wait times (T2). This is because whenT2 is short,
a DRAM cell would lose only a small amount of its charge.
Thus, there would be more room for reducing tRAS, as the
cell would already contain a higher amount of charge prior to
the row activation. The higher amount of charge would allow
us to safely reduce tRAS by a larger amount. In contrast, we
would expect failures to be more likely when using a reduced
tRAS with a longer wait time, because the cells would have
a low amount of charge that is not enough to reliably reduce
tRAS.
4.2.2. Results. We analyze the results of the tRCD and tRAS
tests, for 24 real DRAM chips from dierent vendors, using
the test programs detailed in Section 4.2.1. We evaluate tRCD
values ranging from 3 to 6 cycles, and tRAS values ranging
from 2 to 14 cycles, where the maximum number for each
is the default timing parameter value. For both tests, we
evaluate refresh intervals between 8 and 512 ms and measure
the number of observed errors during each experiment.
Figures 4 and 5 depict the results for the tRCD test and
the tRAS test, respectively, for three DRAM modules (each
from a dierent DRAM vendor). We make three major obser-
vations:
(i) Within the duration of the standard refresh interval
(64 ms), DRAM cells do not leak a sucient amount of charge to
have a negative impact on DRAM access latency.3 For refresh
intervals less than or equal to 64 ms, we observe little to no
3Other studies have shown methods to take advantage of the fact that
latencies can be reduced without incurring errors [26, 80].
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variation in the number of errors induced. Within this refresh
interval range, depending on the tRCD or tRAS value, the
errors generated are either zero or a constant number. We
make the same observation in both the tRCD and tRAS tests
for all three DRAM modules.
For all the modules tested, using dierent data patterns and
stressing DRAM operation with temperatures signicantly
higher than the common-case operating conditions, we can
signicantly reduce tRCD and tRAS parameters, without
observing any errors. We observe errors only when tRCD
and tRAS parameters are too small to correctly perform the
DRAM access, regardless of the charge amount of the accessed
cells.
(ii) The large safety margin employed by the manufacturers
protects DRAM against errors even when accessing DRAM cells
with low latency. We observe no change in the number of
induced errors for tRCD values less than the default of 6
cycles (down to 4 cycles in modules A and B, and 5 cycles
in module C). We observe a similar trend in the tRAS test:
tRAS can be reduced from the default value of 14 cycles to 5
cycles without increasing the number of induced errors for
any refresh interval.
We conclude that even at temperatures much higher than
typical operating conditions, there exists a large safety margin
for access latency in existing DRAM chips. This demonstrates
that DRAM cells are much stronger than their datasheet tim-
ing specications indicate.4 In other words, the timing margin
4Similar observations were made by prior work [24, 26, 80].
in most DRAM cells is very large, given the existing timing
parameters.
(iii) The expected eect of ChargeCache and NUAT, that
highly-charged cells can be accessed with lower latency, is
slightly observable only when very long refresh intervals are
used. For each of the tests, we observe a signicant increase in
the number of errors at refresh intervals that are much higher
than the typical refresh interval of 64 ms, demonstrating the
variation in charge held by each of the DRAM cells. Based on
the assumptions made by ChargeCache and NUAT, we expect
that when lower values of tRCD and tRAS are employed,
the error rate should increase more rapidly. However, we nd
that for all but the minimum values of tRCD and tRAS (and
for tRCD = 4 for module C), the tRCD and tRAS latencies
have almost no impact on the error rate.
We believe that the reason we cannot observe the expected
latency reduction eect of ChargeCache and NUAT on exist-
ing DRAM modules is due to the internal behavior of existing
DRAM chips that does not allow latencies to be reduced be-
yond a certain point: we cannot externally control when the
sense amplier gets enabled, since this is dictated with a xed
latency internally, regardless of the charge amount in the cell.
The sense ampliers are enabled only after charge sharing,
which starts by enabling the wordline and lasts until sucient
amount of charge ows from the activated cell into the bit-
line [28, 69, 81, 129, 130, 131], is expected to complete. Within
existing DRAM chips, the expected charge sharing latency
(i.e., the time when the sense ampliers get enabled) is not
represented by a timing parameter managed by the memory
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Figure 4: Eect of reducing tRCD on the number of errors at various refresh intervals. Reproduced from [44]
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Figure 5: Eect of reducing tRAS on the number of errors at various refresh intervals. Reproduced from [44].
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controller. Instead, the latency is controlled internally within
the DRAM using a xed value [58, 143]. ChargeCache and
NUAT require that charge sharing completes in less time, and
the sense ampliers get enabled faster for a highly-charged
cell. However, since existing DRAM chips provide no way to
control the time it takes to enable the sense ampliers, we
cannot harness the potential latency reduction possible for
highly-charged cells [143]. Reducing tRCD aects the time
spent only after charge sharing, at which point the bitline
voltages exhibit similar behavior regardless of the amount
of charge initially stored within the cell. Consequently, we
are unable to observe the expected latency reduction eect
of ChargeCache and NUAT by simply reducing tRCD, even
though we believe that the mechanisms are sound and can
reduce latency (assuming the behavior of DRAM chips is
modied). If the DDR interface exposes a method of control-
ling the time it takes to enable the sense ampliers in the
future, SoftMC can be easily modied to use the method and
fully evaluate the latency reduction eect of ChargeCache
and NUAT.
Summary. Overall, we make two major conclusions from
the implementation and experimental results of our DRAM
latency experiments. First, SoftMC provides a simple and
easy-to-use interface to quickly implement tests that charac-
terize modern DRAM chips. Second, SoftMC is an eective
tool to validate or refute the expected eect of existing or
new mechanisms on existing DRAM chips.
5. Related Work
No prior DRAM testing infrastructure provides both exi-
bility and ease of use properties, which are critical for enabling
widespread adoption of the infrastructure. Three dierent
kinds of tools/infrastructure are available today for character-
izing the behavior of real DRAM chips. As we will describe,
each kind of tool has some shortcomings. SoftMC eliminates
all of these shortcomings and provides the rst open-source
DRAM testing infrastructure that is publicly available [125].
Commercial Testing Infrastructures. A large number
of commercial DRAM testing platforms (e.g., [1, 39, 110, 142])
are available in the market. Such platforms are optimized for
test throughput (i.e., to test as many DRAM chips as possible
in a given time period), and generally apply a xed test pat-
tern to the units under test. Thus, since they lack support for
exibility in dening the test routine, these infrastructures
are not suitable for detailed DRAM characterization where
the goal is to investigate new issues and new ideas. Fur-
thermore, such testing equipment is usually quite expensive,
which makes these infrastructures an impractical option for
research in academia. Industry may also have internal DRAM
development and testing tools, but, to our knowledge, these
are proprietary and are unlikely to be made openly available.
We design SoftMC to be a low-cost (i.e., free) and exi-
ble open-source alternative to commercial testing equipment
that can enable new research directions and mechanisms.
For example, prior work [151] recently proposed a random
command pattern generator to validate DRAM chips against
uncommon yet supported (according to JEDEC specications)
DDR command patterns. Using the test patterns on com-
mercial test equipment, this work demonstrates that specic
sequences of commands introduce failures in current DRAM
chips (e.g., an ACTIVATE followed by a PRECHARGE, with-
out any READ or WRITE commands in between, results in
future accesses reading incorrect data in some DRAM de-
vices). SoftMC exibly supports the ability to issue an ar-
bitrary command sequence, and therefore can be used as a
low-cost method for validating DRAM chips against problems
that arise due to command ordering.
FPGA-Based Testing Infrastructures. Several prior
works propose FPGA-based DRAM testing infrastructures [47,
50, 59]. Unfortunately, all of them lack exibility and/or a
simple user interface, and none are open-source. The FPGA-
based infrastructure proposed by Huang et al. [50] provides
a high-level interface for developing DRAM tests, but the
interface is limited to dening only data patterns and march
algorithms for the tests. Hou et al. [47] propose an FPGA-
based test platform whose capability is limited to analyzing
only the data retention time of the DRAM cells. Another
work [59] develops a custom memory testing board with an
FPGA chip, specically designed to test memories at a very
high data rate. However, it requires low-level knowledge
to develop FPGA programs, and even then oers only lim-
ited exibility in dening a test routine. On the other hand,
SoftMC provides full control over all DRAM commands using
a high-level software interface, and it is open-source.
PARDIS [6] is a recongurable logic (e.g., FPGA) based
programmable memory controller meant to be implemented
inside microprocessor chips. PARDIS is capable of optimizing
memory scheduling algorithms, refresh operations, etc. at
run-time based on application characteristics, and can im-
prove system performance and eciency. However, it does
not provide programmability for DRAM commands and tim-
ing parameters, and therefore cannot be used for detailed
DRAM characterization.
Built-In Self Test (BIST). A BIST mechanism (e.g, [5, 52,
114, 115, 150, 152]) is implemented inside the DRAM chip to
enable xed test patterns and algorithms. Using such an ap-
proach, DRAM tests can be performed faster than with other
testing platforms. However, BIST has two major exibility
issues, since the testing logic is hard-coded into the hardware:
(i) BIST oers only a limited number of tests that are xed
at hardware design time. (ii) A limited set of DRAM chips,
which come with BIST support, can be tested. In contrast,
SoftMC allows for the implementation of a wide range of
DRAM test routines and supports any o-the-shelf DRAM
chip that is compatible with the DDR interface.
Other Related Work. Although no prior work pro-
vides an open-source DRAM testing infrastructure similar
to SoftMC, infrastructures for testing other types of memo-
7
ries have been developed. Cai et al. [11, 12, 13, 15] develop a
platform for characterizing NAND ash memory. They pro-
pose a ash controller, implemented on an FPGA, to quickly
characterize error patterns of existing ash memory chips.
They expose the functions of the ash translation layer (i.e.,
the ash chip interface) to the software developer via the
host machine connected to the FPGA board, similar to how
we expose the DDR interface to the user in SoftMC. Many
works [11, 12, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 38, 89, 90, 91]
use this ash memory testing infrastructure to study various
aspects of ash chips.
Our prior works [26,60,61,62,68,80,84,88] develop and use
FPGA-based infrastructures for a wide range of DRAM studies.
Liu et al. [88] and Khan et al. [60] analyze the data retention
behavior of modern DRAM chips and proposed mechanisms
for mitigating retention failures. Khan et al. [61, 62] study
data-dependent failures in DRAM, and developed techniques
for eciently detecting and handling them. Lee et al. [80, 84]
analyze latency characteristics of modern DRAM chips and
propose mechanisms for latency reduction. Kim et al. [68]
discover a new reliability issue in existing DRAM, called
RowHammer, which can lead to security breaches [41,103,120,
127,128,144,148]. Chang et al. [26] use SoftMC to characterize
latency variation across DRAM cells for fundamental DRAM
operations (e.g., activation, precharge). SoftMC evolved out
of these previous infrastructures, to address the need to make
the infrastructure exible and easy to use.
Recently, Chang et al. [29] extend SoftMC with the ca-
pability to change the array voltage of DRAM chips, such
that SoftMC can be used to evaluate the trade-os between
voltage, latency, and reliability in modern DRAM chips.
Sukhwani et al. propose ConTutto [141], which is a re-
cent work that builds an FPGA-based platform for evaluating
dierent memory technologies and new mechanisms on ex-
isting server systems. ConTutto is an extender board, which
plugs into the DDR3 module slot of a server machine. On the
board, an FPGA chip manages the communication between
the server machine and the memory, which is connected to
the other end of the ConTutto board. Using ConTutto, any
type of memory that can be attached to the ConTutto board
can potentially be used in existing systems, as part of main
memory, by using the FPGA as a translator between the two
interfaces, i.e., between the DDR3 interface to the server and
the interface of the memory attached to the ConTutto board.
Although ConTutto can be used as a prototyping platform
to evaluate dierent memory technologies and mechanisms
on existing systems, it is not practical or exible enough to
use for testing memories for two reasons. First, the operating
system needs to ensure that it does not allocate application
data to the memory that is being tested, as the data could be
destroyed during a testing procedure. Second, the memory
that is connected to ConTutto is accessed using load/store
instructions, which does not provide the exibility of test-
ing the memory at the memory command level. In contrast,
(1) the memory in SoftMC is not a part of the main memory
of the host machine, and (2) SoftMC provides a high-level
software interface for directly issuing commands to the mem-
ory. These design choices enable many tests that are not
otherwise possible or practical to implement using load/store
instructions.
We conclude that prior work lacks either the exibility
or the ease-of-use properties that are critical for performing
detailed DRAM characterization. To ll the gap left by current
infrastructures, we introduce an open-source DRAM testing
infrastructure, SoftMC, that fullls these two properties.
6. Signicance
Computing systems typically use DRAM-based memories
as main memory since DRAM provides large capacity and
high performance. As the process technology scales down,
DRAM technology faces challenges that impact its reliability
and performance [102,103]. Our HPCA 2017 paper [44] intro-
duces SoftMC, a new DRAM characterization infrastructure
that is exible and practical to use. We release SoftMC as a
publicly-available open-source tool [125]. In this section, we
discuss the signicance of our work by describing its nov-
elty and long-term impact. We also discuss various future
research directions in which SoftMC can be extended and
applied.
6.1. Novelty
As we describe in Section 5, no prior DRAM testing infras-
tructure provides both exibility and ease of use properties,
which are critical for enabling widespread adoption of the
infrastructure. Three dierent kinds of tools/infrastructures
are available today for characterizing DRAM behavior, where
each kind of tool has some shortcomings. We discuss these
tools and their shortcomings in Section 5. In contrast to
all these works, SoftMC allows for the implementation of a
wide range of DRAM test routines and supports any o-the-
shelf DRAM chip that is compatible with the DDR interface.
SoftMC is also the rst DRAM characterization tool that is
freely available to public [118].
6.2. Research Directions Enabled by SoftMC
We believe SoftMC can enable many new studies of the
behavior of DRAM and other memories. We briey describe
several examples in this section.
Enabling New Studies of DRAM Scaling and Failures.
The SoftMC DRAM testing infrastructure can test any DRAM
mechanism consisting of low-level DDR commands. There-
fore, it enables a wide range of characterization and analysis
studies of real DRAM modules that would otherwise not have
been possible without such an infrastructure. We discuss
three such example research directions.
First, as DRAM scales down to smaller technology nodes,
it faces key challenges in both reliability and latency [26, 29,
55, 61, 62, 63, 66, 87, 88, 93, 99, 102, 103]. Unfortunately, there is
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no comprehensive experimental study that characterizes and
analyzes the trends in DRAM cell operations and behavior
with technology scaling across various DRAM generations.
The SoftMC infrastructure can help us answer various ques-
tions to this end: How are the cell characteristics, reliability,
and latency changing with dierent generations of technol-
ogy nodes? Do all DRAM operations and cells get aected
by scaling at the same rate? Which DRAM operations are
getting worse?
Second, aging-related failures in DRAM can potentially af-
fect the reliability and availability of systems in the eld [95,
102, 106, 126]. However, the causes, characteristics, and im-
pact of aging in real DRAM devices have remained largely
unstudied. Using SoftMC, it is possible to devise controlled
experiments to analyze and characterize DRAM aging. The
SoftMC infrastructure can help us answer questions such
as: How prevalent are aging-related failures? What types
of usage accelerate aging? How can we design architectural
techniques that can slow down the aging process?
Third, prior works show that the failure rate of DRAM
modules in large data centers is signicant, largely aecting
the cost and downtime in data centers [92, 95, 126, 136]. Un-
fortunately, there is no study that analyzes DRAM modules
that have failed in the eld to determine the common causes
of failure. Our SoftMC infrastructure can test faulty DRAM
modules and help answer various research questions: What
are the dominant types of DRAM failures at runtime? Are
failures correlated to any location or specic structure in
DRAM? Do all chips from the same generation exhibit the
same failure characteristics? Do failures repeat?
Characterization of Non-Volatile Memory. The
SoftMC infrastructure can test any chip compatible with
the DDR interface. Such a design makes the scope of the
chips that can be tested by SoftMC go well beyond just
DRAM. With the emergence of byte-addressable non-volatile
memories (e.g., phase-change memory [75, 76, 77, 94, 116, 119,
122, 146, 153], STT-MRAM [57, 74, 94, 107], RRAM/memris-
tors [4, 30, 139, 147]), several vendors are working towards
manufacturing DDR-compatible non-volatile memory chips
at a large scale [36, 96]. When these chips become commer-
cially available, it will be critical to characterize and analyze
them in order to understand, exploit, and/or correct their
behavior. We believe that SoftMC can be seamlessly used to
characterize these chips, and can help enable future mecha-
nisms for NVM.
SoftMC will hopefully enable other works that build on
it in various ways. For example, future work can extend
the infrastructure to enable researchers to analyze memory
scheduling (e.g., [34, 40, 51, 70, 71, 78, 79, 97, 98, 100, 101, 104,
105, 124, 140, 154]) and memory power management [31, 32]
mechanisms, and allow them to develop new mechanisms
using a programmable memory controller and real workloads.
SoftMC can also be used as a substrate for developing in-
memory computation platforms and evaluating mechanisms
for in-memory computation (e.g., [2, 3, 8, 9, 33, 35, 37, 48, 49, 56,
64, 73, 111, 113, 130, 131, 132, 133, 138]).
We conclude that characterization with SoftMC enables a
wide range of research directions in DDR-compatible memory
chips (DRAM or NVM), leading to better understanding of
these technologies and helping to develop mechanisms that
improve the reliability and performance of future memory
systems.
7. Conclusion
This work introduces the rst publicly-available FPGA-
based DRAM testing infrastructure, SoftMC (Soft Memory
Controller), which provides a programmable memory con-
troller with a exible and easy-to-use software interface.
SoftMC enables the exibility to test any standard DRAM
operation and any (existing or new) mechanism compris-
ing of such operations. It provides an intuitive high-level
software interface for the user to invoke low-level DRAM op-
erations, in order to minimize programming eort and time.
We provide a prototype implementation of SoftMC, and we
have released it publicly as a freely-available open-source
tool [125].
We demonstrate the capability, exibility, and program-
ming ease of SoftMC by implementing two example use cases.
Our experimental analyses demonstrate the eectiveness of
SoftMC as a new tool to (i) perform detailed characterization
of various DRAM parameters (e.g., refresh interval and access
latency) as well as the relationships between them, and (ii)
test the expected eects of existing or new mechanisms (e.g.,
whether or not highly-charged cells can be accessed faster
in existing DRAM chips). We believe and hope that SoftMC,
with its exibility and ease of use, can enable many other
studies, ideas and methodologies in the design of future mem-
ory systems, by making memory control and characterization
easily accessible to a wide range of software and hardware
developers.
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